Descargar Imprimir esta página

LG Electronics DR389 Manual De Instrucciones página 110

Publicidad

Nº de Nombre de
clavija
clavija
36
INTRQ
37
NIOCS16
P22
38
DA1
39
VDD3
Power supply
40
VSS
41
NPDIAG
42
DA0
43
DA2
44
NCS1FX
45
NCS3FX
46
NDASP
47
DRAMVDD12D Power supply
DASPST
48
TRCDATA0
P16
49
NEJECT
P25
50
TRYLOAD
P26
51
PVPPDRAM Power supply
52
TRCCLK
P20
53
TRCST
P21
54
SCLOCK
55
SDATA
P14
56
TRCDATA2
EXTRIG1
P15
57
TRCDATA3
EXTRIG2
58
FMSW
P03
60
OSCO
61
OSCI
62
VSS
63
WBL
Solamente para uso interno de LGE
E/S
Objetivo de
conexión
S
HOST
E/S
HOST
-
E
HOST
Power supply
GND
GND
E/S
HOST
E
HOST
E
HOST
E
HOST
E
HOST
I/O
HOST
Power supply
-
E/S
-
-
E/S
Mecha
-
E/S
Mecha
-
Cap
E/S
-
-
E/S
-
-
E/S
-
E/S
-
-
E/S
-
-
-
E/S
-
-
E/S
PU
-
S
X'tal
U
X'tal
GND
GND
E
FEP
Descripción
ATAPI Interrupt request to ATAPI host
ATAPI host bus width select signal
General-purpose I/O (GIO)
ATAPI host daddress signal input
I/O pad VDD (3.3V)
Digital Vss
Diagnostic signal from ATAPI slave to master
ATAPI host address signal
ATAPI host address signal
ATAPI host chip select signal
ATAPI host chip select signal
ATAPI host chip select signal
DRAM VDD (1.2V)
DASP setting
Trace data 0
General-purpose
I/O (GIO/PWM0)
Tray eject signal (SODC external interrupt)
General-purpose I/O (GIO)
Tray eject signal (SODC external interrupt)
General-purpose I/O (GIO)
DRAM internal power supply output
Trace clock
General-purpose I/O (GIO/TxD0/PWM0)
Trace status
General-purpose I/O (GIO/RxT0/PWM1)
Debugger clock
Debugger data
General-purpose I/O(GIO/SerialCLK0/PWM0/external interrupt 3)
Trace data 2
Trigger 1
General-purpose I/O(GIO/RxD0/PWM1/external interrupt 4)
Trace data 3
Trigger 2
Power monitor detector multiplier conversion signal
General-purpose I/O (GIO)
Oscillator output
Oscillator input (16.9344 MHz)
Digital Vss
Wobble binary signal
4-40
Solamente para propósitos de entrenamiento y servicios
Copyright © 2008 LG Electronics. Inc.
Todos los derechos reservados.

Publicidad

loading

Productos relacionados para LG Electronics DR389