Tabla de contenido
Publicidad
2.4 Advanced Chipset Features
DRAM Timing Selectable
x - CAS Latency Time
x - RAS# to CAS# Dealay
x - RAS# Precharge
x - Precharge Delay
x - Refresh Cycle Time
x - Write Recovery Time
x - Write to Read Delay
x - Act to Act Time
x - Read to Precharge
PCIe Compliancy Mode
PEG Force X1
Init Display First
:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5: Previous Values
DRAM Timing Selectable
This item sets the optimal timings for the following four items, depending on the memory
module you are using. The default setting "By SPD" configures these four items by reading the
contents in the SPD (Serial Presence Detect) device. The EEPROM on the memory module
stores critical parameter information about the module, such as memory type, size, speed,
voltage interface, and module banks. The following items will be available to make adjustments
by selecting option [Manual].
-
CAS Latency Time
-
RAS# to CAS# Dealay (tRCD)
-
RAS# Precharge
-
Precharge Delay
-
Refresh Cycle Time
-
Write Recovery Time
-
Write to Read Delay
-
Act to Act Time
-
Read to Precharge
PCIe Compliancy Mode
This item selects the mode for PCI Express add-on card.
PEG Force X1
When set to [Enabled], this item forces the PEG port down to x1 mode.
Init Display First
This item allows you to choose the primary display card.
2-16
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
By SPD
(tCL)
Auto
(tRCD)
Auto
(tRP)
Auto
(tRAS)
Auto
(tRFC)
Auto
(tWR)
Auto
(tWTR)
Auto
(tRRD)
Auto
(tRTP)
Auto
v1.0a
Disabled
PCI Slot
F6: Fail-Safe Defaults
(tCL)
(tRP)
(tRAS)
(tRFC)
(tWR)
(tWTR)
(tRRD)
(tRTP)
Item Help
F7: Optimized Defaults
IP35 Pro
Publicidad
Tabla de contenido
